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A long-standing goal of computer technology is to process and store digital information with the same device in order to implement new architectures.
One way to accomplish this is to use nanomagnetic logic gates that can perform Boolean operations and then store the output data in the magnetization states of nanomagnets, thereby doubling as both logic and memory. Unfortunately, many of these nanomagnetic devices do not possess the seven essential characteristics of a Boolean logic gate : concatenability, non-linearity, isolation between input and output, gain, universal logic implementation, scalability and error resilience. More importantly, their energy-delay products and error-rates vastly exceed that of conventional transistor-based logic gates, which is unacceptable. Here, we propose a non-volatile voltage-controlled nanomagnetic logic gate that possesses all the necessary characteristics of a logic gate and whose energy-delay product is two orders of magnitude less than that of other nanomagnetic (non-volatile) logic gates. The error-rate is also superior.
There is significant interest in 'non-volatile logic' because the ability to store and process information with the same device affords immense flexibility in designing computing architectures. Non-volatile logic based architectures can reduce overall energy dissipation by eliminating refresh clock cycles, improve system reliability and produce 'instant-on' computers with virtually no boot delay. A number of non-volatile universal logic gates have been proposed to date [1] [2] [3] , but they do not necessarily satisfy all the requirements for a logic gate 4,5 and therefore may not be usable in all circumstances. Ref. [1] proposed an idea where digital bits are stored in the magnetization orientations of an array of dipole-coupled nanomagnets and dipole coupling between neighbors elicits logic operation on the bits. This gate is not concatenable since the input and output bits are encoded in dissimilar physical quantities: the inputs are encoded in directions of magnetic fields and the output is encoded in the magnetization orientation of a magnet. Thus, the output of a preceding gate cannot act as the input to the succeeding gate without additional transducer hardware to convert the magnetization orientation of a nanomagnet into the direction of a magnetic field. The gate also lacks true gain since the energy needed to switch the output comes from the inputs and not an independent source such as a power supply. Additionally, the strength of dipole coupling between magnets decreases as the square of the magnet's volume, which limits scalability. Finally, dipole coupling is not sufficiently resilient against thermal noise, resulting in unacceptably large dynamic bit error probability in dipole-coupled logic gates [6] [7] [8] .
Ref. [2] proposed a different construct where a NAND gate was implemented with a single magneto-tunneling junction (MTJ) placed close to four current lines, two of which ferry the two input bits to the gate, the third is required for an initialization operation, and the fourth carries the output. The magnetic fields generated by the input currents flip the magnetization of the MTJ's soft layer and switch its resistance, thereby switching the magnitude of the output current and performing NAND logic operation. Slightly different renditions of this idea have been proposed 9 and an experimental demonstration was reported 10 . Unfortunately, this gate too is not directly concatenable since the input bits are encoded in the directions of the input currents while the output bit is encoded in the magnitude of the output current. Moreover, since it is difficult to confine magnetic fields to small regions, the separation between neighboring devices must be large. Individual devices can be small in size, but because the inter-device pitch is large, the device density will be small. There is also some chance that the output current can, by itself, switch the magnetization of the magnetic layers and therefore affect its own state. This is equivalent to lack of isolation between the input and the output, which makes gate operation unreliable. Finally, another MTJ-based logic gate has been proposed recently 11 , but it requires a feedback circuit to operate (which makes it extremely energy-inefficient and error-prone) and additionally, the design is flawed 12 . Thus, while these devices are interesting in their own right, they may not be universally usable.
A more recent scheme that overcomes most of the above shortcomings was proposed in Ref. [3 and 4] . It implements non-volatile logic with magnets switched by spin currents.
Both computation and communication between gates are carried out with a sequence of clock pulses. Unfortunately, its error-resilience has not been examined. Normally, magnetic devices are much more error-prone than transistors since magnetization dynamics is easily disrupted by thermal noise 6, 7 . Logic has stringent requirements on error rates and it is imperative to evaluate the dynamic bit error probability of any gate to assess its viability.
Finally, the most important metric for a logic gate is the energy-delay cost. All nonvolatile magnetic logic schemes fail in this area. The scheme in Ref. [2] uses currentgenerated magnetic fields to switch magnets and hence would dissipate at least 10 9 kT of energy per gate operation at room temperature to switch in ∼1 ns 13 (energy-delay product = 4×10 −21 J-s). A recent experiment conducted to demonstrate this scheme used on-chip current-generated magnetic fields to switch magnets and ended up dissipating approximately 12 kT of energy per switching event, despite switching in ∼1 µs (energy-delay product = 4×10 −15 J-s) 14 . The scheme in Ref. [3] is expected to dissipate between 10 5 and 10 6 kT of energy when it switches in 1 ns (energy-delay product = 4×10 −25 -4×10 −24 J-s) 15 , although a lower energy-delay product may be possible with design optimization 16 . In contrast, a low-power transistor may dissipate only 10 3 kT of energy when it switches in 0.1 ns (energydelay product = 3×10 −28 J-s) 17 . Therefore, all the above non-volatile schemes appear to be far inferior to transistors in energy-delay product, which may preclude their widespread application, despite the non-volatility.
In this report, we propose a non-volatile nanomagnetic NAND gate that is switched with voltage (not current) unlike the other schemes. It has an energy-delay product of 1.6×10
−26
J-s, which is smaller than that of others (magnetic logic schemes) by approximately an order of magnitude. The energy-delay product however, by itself, is not the most meaningful metric for benchmarking device performance. It is always possible to reduce this product arbitrarily by sacrificing reliability. For example, one can forcibly switch a device faster and also dissipate less energy to switch (which will reduce the energy-delay product), but at the cost of increased switching failures. A more meaningful metric may be the product of energy, delay and failure (error) probability. The error probability for the proposed NAND gate has been evaluated rigorously from stochastic simulations. With careful choice of parameters, it is possible to reduce the error probability to below 10 −8 at room temperature, which is remarkable for magnetic logic (magnetic logic is typically much more error-prone than transistor logic, which is the price one must pay for non-volatility). Finally, the proposed gate fulfills all the requirements for logic. Therefore, it is the first nanomagnetic logic gate that has the cherished advantage of magnetic logic gates (non-volatility) and yet none of the usual disadvantages.
The proposed gate structure is shown in Fig. 1(a) . It is implemented with a skewed MTJ stack, resistors R, a bias dc voltage V BIAS , and a constant current source I BIAS . The current source is not used to switch the gate, but merely to produce an output voltage V out representing the output logic bit. Input bits are encoded in input voltages V in . Both input and output bits are encoded in the same physical quantity, voltage, which allows direct concatenation.
The bottom layer of the MTJ stack is an elliptical magnetostrictive (metallic) nanomagnet (Terfenol-D) and the top layer is a non-magnetostrictive elliptical (metallic) synthetic antiferromagnet (SAF) with large shape anisotropy. The top layer acts as the hard (or pinned) layer and the bottom layer acts as the soft (or free) layer of the MTJ. There is a small permanent magnetic field directed along the minor axis of the magnetostrictive nanomagnet (+y-direction) which brings its two stable magnetization orientations out of the major axes and aligns them along two mutually perpendicular in-plane directions that lie between the major and minor axes ( Fig. 1(b) ) 18, 19 . The major axis of the top SAF layer is aligned along one of the two stable magnetization orientations of the soft magnet. It is then permanently magnetized in the direction anti-parallel to that orientation. Two electrodes E and E are delineated on the PZT surface such that the line joining their centers lies close to that orientation. The electrode lateral dimensions, the separation between their edges, and the PZT film thickness are all approximately equal.
The two electrodes E and E are electrically shorted. Whenever an electrostatic potential difference appears between them and the silicon substrate (between point-M and point-N in Fig. 1(a) ), the PZT layer is strained. Some of the generated strain may even reach the top hard magnet 21 , but since the hard magnet is very anisotropic in shape and is not magnetostrictive, its magnetization will not rotate perceptibly. Rotation of the magnetization of the soft layer of an MTJ due to strain has been recently demonstrated experimentally 21 . If we apply compressive stress with the right voltage polarity, the system will go to point D and the magnetization will point along the corresponding direction. Thereafter, if we withdraw the voltage and stress, the system will go to the nearer energy minimum at point C (and not the other minimum at B) because of the potential barrier that exists between B and C. This happens with >99.999999% probability at room temperature in the presence of thermal noise (see supplementary material). Once it reaches C, the system will remain there (since it is an energy minimum) and the magnetization will continue to point along the corresponding direction (making the device non-volatile) until tensile stress is applied [by applying voltage of opposite polarity between M and N ] to take the system to B, thereby changing the magnetization to the other stable direction. Upon withdrawal of the tensile stress, the system will remain in state B because the energy barrier between B and C will prevent it from migrating to C. Therefore, the system is non-volatile in either state. By The voltage levels between M and N that generate these stresses are ±112.5 mV.
This moves the system to point B in the energy profile in Fig connected to the Si substrate, V M N drops to nearly zero as long as R is much greater than the resistance of the ultrathin PZT layer. Therefore, the stress in the magnet relaxes, but the system remains at point B. Consequently, the MTJ is always left in the high resistance state after the RESET step is completed. Hence, the magnetization vector remains oriented very close to Ψ 1 and the MTJ resistance remains high. If either input is low, the magnet is under small compressive stress (-10MPa) and the global energy minimum moves to B . However, there is an energy barrier of 23.63 kT separating B and B , which cannot be transcended at room temperature. Consequently, the magnetization remains stuck at the local minimum near B and the MTJ resistance remains high. When both inputs are high, the magnet experiences high compressive stress (+30 MPa), which makes the energy profile monostable with a single energy minimum at D and no local minimum where the system can be trapped. Therefore, the system migrates to D , the magnetization vector orients close to Ψ 0 , and the MTJ resistance goes low.
In the logic operation stage, the following scenarios occur: (1) if both inputs are low (i.e. there is no local minimum where the system can get stuck. Consequently, the magnetization vector rotates to an orientation nearly perpendicular to the magnetization of the top layer Fig. 1(b) ]. The resistance of the MTJ then drops by ∼50% since it is inversely proportional to 1+η 1 η 2 cosγ, where γ is the angle between the magnetizations of the top and bottom magnets, and η 1 , η 2 are the spin injection and detection efficiencies of the magnetspacer interfaces 22 . Since in the high resistance state γ = 180
• and in the low-resistance state γ ≈ 90
• , the resistance ratio is 1/ (1 − η 1 η 2 ), which would be ∼2 if we reasonably assume
[if the efficiencies are less than 70%, the logic levels will be encoded in V 0 and xV 0 , where x > 0.5]. Subsequent removal of the input voltages (by grounding them), drives the system to state C where the MTJ resistance remains low, thereby retaining memory of the last output state (non-volatility). The probability of the gate working in this fashion, in the presence of thermal noise, has been calculated rigorously from stochastic Landau-Lifshitz-Gilbert simulations of the magnetodynamics (see supplementary material) and that probability was found to exceed 99.999999% in all cases.
Let us now explain how this translates to NAND logic. Since there is not much electric field in the PZT directly under the MTJ stack 20 , we can neglect any voltage drop in the PZT between the magnetostrictive magnet and the silicon substrate. Therefore, V out = I BIAS R M T J , where R M T J is the resistance of the MTJ stack. The biasing constant current source I BIAS is set to V 0 /R high , where R high is the resistance of the MTJ in the high-resistance state. Therefore, whenever the MTJ is in the high resistance state, the output voltage is V 0 and whenever the MTJ is in the low resistance state, the output voltage is
is the resistance of the MTJ in the low resistance state].
Since the logic bit 1 is encoded in voltage V 0 and logic bit 0 is encoded in the voltage level V 0 /2, we find that the output bit is 1 when either input bit is 0, and it is 0 when both inputs are 1. In other words, we have successfully implemented a NAND gate (see the truth table shown in Fig. 1 ).
Let us now examine if this device fulfills all the requirements of a Boolean logic gate.
a. Concatenability: For concatenability, the output voltage of a preceding gate has to be fed directly to the input of a succeeding gate. This requires that V in1 (high) = V in2 (high) = I BIAS R high = V 0 , and V in1 (low) = V in2 (low) = I BIAS R low = V 0 /2 which is easily achieved by choosing I BIAS = V 0 /R high . In the event the logic levels have to be encoded in V 0 and xV 0 (0.5 ≤ x ≤ 1), the resistive network at the input side and V BIAS have to be re-designed, but this is trivial.
b. Non-linearity: Since the MTJ resistance has only two values (high and low), the gate is inherently non-linear 3 .
c. Isolation between input and output: The output voltage cannot change the input voltage levels in any way. This results in isolation.
d. Gain: Gain is ensured when the energy to switch the output bit does not come from the input energy, but from an independent power source 3 , which, in our case, is the constant current source. Whenever the inputs V in1 and V in2 end up switching the MTJ resistance, the independent current source I BIAS switches V out .
e. Universal logic: The gate performs NAND operation which is universal. Logic gates of this type may have a special niche for medically implanted processors such as pacemakers 28 , wearable electronics 29 or devices implanted in an epileptic patient's brain that monitor brain signals and warn of an impending seizure. They also need to dissipate very little energy so that they can be powered by the user's body movements and not require a battery 30 . The present device is tailor-made for such applications.
METHODS
To fabricate the gate, a piezoelectric (PZT) thin film (∼100 nm thick) is deposited on a conducting n + -Silicon substrate which is grounded through a bias voltage V BIAS . A skewed MTJ stack is fabricated on top of the PZT film. The bottom layer material is chosen as Terfenol-D because of its large magnetostriction (900 ppm). The magnetostriction is positive which tends to make the magnetization align along the direction of tensile stress and perpendicular to the direction of compressive stress. The angle between the major axes of the two elliptical nanomagnets is determined by the angular separation between Ψ 1 and Ψ 0 . The current source I BIAS is connected across the MTJ stack. The magnetostrictive nanomagnet has a major axis of 100 nm, minor axis of 42 nm and thickness of 16.5 nm, which ensures that it has a single ferromagnetic domain.
To evaluate the dynamic error probability, the magnetization dynamics of the soft magnetostrictive magnet induced by stress in the presence of thermal noise is modeled by the stochastic Landau-Lifshitz-Gilbert equation 6 . In the Supplementary section, we present results of simulations to show that if V 0 = 0.45V, then switching is accomplished in 1.3 ns and the dynamic error probability associated with incorrect switching is less than 10 −8 in every gate operation if we keep the voltage on for 1.3 ns. Therefore, the gate can work at a clock frequency of ∼1/1.3 ns > 0.75 GHz with an error probability < 10 −8 . Stated succinctly, the probability of the output voltage being low when both inputs are high is > 99.999999% and the probability of it being low when either input is low is < 10 −8 . In other words, the NAND gate works with > 99.999999% fidelity. This is unimpressive for transistor-based volatile logic, but it is remarkable for non-volatile magnetic logic gates, which typically have very high error probabilities [6] [7] [8] . This degree of error-resilience may be sufficient for use in stochastic logic architectures 31 .
I. SUPPLEMENTARY MATERIAL
In this accompanying supplementary material, we elucidate gate operation and concatenation, choice of the voltage level V 0 , the stochastic Landau-Lifshitz-Gilbert simulations, and calculations of the transfer characteristic and energy dissipation in a gate operation.
II. GATE OPERATION
To understand how the RESET, logic and the concatenation schemes work, consider Note that the voltage drop between the bottom (soft) layer of the MTJ and node N is almost zero since the metallic layer shorts out the electric field underneath it in the PZT 20 .
FIG. 5. Logic operations
Therefore, by applying Kirchoff's voltage law in the output loop, we find that
since I BIAS is set to V 0 /R 0 . Because R M T J = R 0 after the RESET stage, V out = V 0 .
Next consider the logic operation stage when both inputs are low (Case II). Since 
III. CHOICE OF VOLTAGE LEVEL V 0
In order to choose the value of V 0 (which ultimately determines the amount of dissipation, switching delay and energy-delay product), we have to ensure that compressive stress generated by V M N = V 0 /4 is sufficient to overcome the shape anisotropy barrier in the elliptical magnetostrictive layer and rotate its magnetization, but compressive stress generated 
IV. STOCHASTIC LANDAU-LIFSHITZ-GILBERT (LLG) SIMULATIONS
The error probability associated with gate operation, the internal energy dissipated during switching, and the switching delay -all in the presence of room-temperature thermal noise -are calculated from the stochastic Landau-Lifshitz-Gilbert equation. We first write expressions for the various contributions to the potential energy of the magnetostrictive layer and then find the effective torques due to these contributions as well as the random torque due to thermal noise. These torques rotate the magnetization vector. The entire procedure is described next.
We refer to Fig. 1(b) from the main paper and define our coordinate system such that the magnet's easy (major) axis lies along the z-axis and the in-plane hard (minor) axis lies along the y-axis (see also Fig. 1(a) in main paper). Application of a positive/negative voltage between the electrode pair and the conducting n + -Si substrate generates biaxial strain leading to compression/expansion along the z -axis and expansion/compression along the y -axis 20 . The latter two axes are the axes of Ψ 1 and Ψ 0 . The angle between the zand z axes is δ, which is therefore the angle between the major axes of the hard and soft elliptical magnets.
To derive general expressions for the instantaneous potential energies of the nanomagnet due to shape-anisotropy, stress-anisotropy and the static magnetic field, we used the primed axes of reference (x , y , z ) and represented the magnetization orientation of the singledomain magnetostrictive magnet in spherical coordinates with θ representing the polar angle and φ representing the azimuthal angle. The magnitude of the magnetization is invariant in time and space owing to the macrospin assumption.
Using the rotated coordinate system (see Fig. S2 ), the shape anisotropy energy of the nanomagnet E sh (t) can be written as,
where θ (t) and φ (t) are respectively the instantaneous polar and azimuthal angles of the magnetization vector in the rotated frame, M s is the saturation magnetization of the magnet, 
The stress anisotropy energy is given by
where λ s is the magnetostriction coefficient, Y is the Young's modulus, and (t) is the strain generated by the applied voltage V M N at the instant of time t. We only consider the uniaxial strain along the line joining the two electrodes, but the strain is actually biaxial resulting in tension/compression along that line and compression/tension along the perpendicular direction. The torques due to these two components add. Therefore, we underestimate the stress anisotropy energy, which makes all our figures conservative.
We neglect any contribution due to the dipolar interaction of the hard magnet since the use of the synthetic anti-ferromagnet makes it negligible.
The total potential energy of the nanomagnet at any instant of time t is therefore
The above result is used to plot the energy profiles in the main paper as a function of θ for φ = 90
• under various scenarios.
We follow the standard procedure to derive the time evolution of the polar and azimuthal angles of the magnetization vector in the rotated coordinate frame under the actions of the torques due to shape anisotropy, stress anisotropy, magnetic field and thermal noise.
The torque that rotates the magnetization of the shape-anisotropic magnet in the presence of stress can be written as
where m(t) is the normalized magnetization vector, quantities with carets are unit vectors in the original frame of reference, and
At non-zero temperatures, thermal noise generates a random magnetic field h(t) with
Cartesian components (h x (t), h y (t), h z (t)) that produces a random thermal torque which can be expressed as
where
In order to find the temporal evolution of the magnetization vector under the vector sum of the different torques mentioned above, we solve the stochastic Landau-Lifshitz-Gilbert (LLG) equation:
From the above equation, we can derive two coupled equations for the temporal evolution of the polar and azimuthal angles of the magnetization vector:
Solutions of these two equations yield the magnetization orientation (θ (t), φ (t)) at any instant of time t. Since the thermal torque is random, the solution procedure involves generating switching trajectories by starting each trajectory with an initial value of (θ , φ ) and finding the values of these angles at any other time by running a simulation using a time step of ∆t = 1 ps and for a sufficiently long duration. At each time step, the random thermal torque is generated stochastically. The time step is equal to the inverse of the maximum attempt frequency of demagnetization due to thermal noise in nanomagnets 34 . The duration of the simulation is always sufficiently long to ensure that the final results are independent of this duration, and they are also verified to be independent of the time step.
The permanent magnetic field (B = 0.1305 T) applied along the +y-direction (hard axis of the magnet) makes the two stable states of the soft magnet's magnetization align along
• ) leaving a separation angle γ of 86.3
• (Fig.   S2 ) between them. Thermal noise however will make the magnetization of the soft magnet fluctuate around these two orientations and in order to determine the thermal distribution around Ψ 1 (which is where the RESET operation leaves the magnetization at), we solve the last two equations in the absence of any stress by starting with the initial state θ = 46.8
• and φ = 90
• and obtaining the final values of θ and φ by running the simulation for a long time. This process is repeated for 100 million switching trajectories. A histogram is then generated from these 100 million switching trajectories for the final values of θ and φ, which yields the thermal distribution around Ψ 1 .
To study the switching dynamics under the influence of stress, we generate 100 million switching trajectories in the stressed state of the magnet by solving Equations (9) and (10) This procedure tells us that when the inputs to the logic gate are both low, or one is high and the other is low, the magnetization of the soft layer of the MTJ does not rotate and the MTJ resistance remains high with >99.999999% probability. This fulfills the requirements of the NAND gate with >99.999999% probability.
In the case of one input low and one input high, what prevents rotation from Ψ 1 to Ψ 0 is the energy barrier of 23.63 kT between these two states as discussed in the main paper.
This barrier is high enough to reduce the switching probability to below 10 −8 .
When both inputs are high, a compressive stress of -30 MPa is generated in the magnetostrictive magnet. Once again, we pick the initial orientations of the magnetization from the thermal distribution around Ψ 1 which is where the RESET step leaves the magnet at, and generate 100 million switching trajectories as before. This time θ approaches within 4
• of final state Ψ 0 (θ = θ 0 = 133.2 • ) in 1.3 ns or less. We continue the simulation for an additional 0.2 ns to confirm that once the magnetization reaches the vicinity of Ψ 0 , it settles around that orientation and does not return to the neighborhood of the initial orientation Ψ 1 . We repeated this procedure for 10 8 times and found that every single switching trajectory behaved in the above manner. Therefore, we conclude that when the inputs to the logic gate are both high, the magnetization of the soft layer of the MTJ does rotate and the MTJ resistance goes low with >99.999999% probability. That fulfills the remaining requirement of the NAND gate with >99.999999% probability.
V. TRANSFER CHARACTERISTICS OF NAND GATE
When the two inputs of a NAND gate are shorted, it behaves like a NOT gate (inverter). 
If the input voltage to the inverter is between

VI. ENERGY DISSIPATION
There are four avenues for energy dissipation in the proposed universal NAND gate:
internal dissipation due to Gilbert damping that occurs while the magnetostrictive layer's magnetization switches (rotates), energy C (V M N ) 2 dissipated in turning on/off the potential V M N = ±V 0 /4 (= 112.5 mV) abruptly or non-adiabatically during the RESET stage or logic operation stage (where C is the capacitance between the shorted pair of electrodes and the n + -Si substrate), the energies dissipated in the resistors R, and the maximum energy V 2 0 /R high dissipated in the MTJ when the output is high (the energy dissipated when the output is low is V 2 0 /4R low = V 2 0 /2R high , which is 50% lower). The energy dissipated due to Gilbert damping in a magnet is given by 3, 35 
where t s is the switching delay (counted between the time the magnetization leaves the vicinity of Ψ 1 and arrives within 4
• polar angle of Ψ 0 ) and P d gd (t) is the power dissipation and can be expressed as
where τ eff (t) is the torque due to shape anisotropy, stress anisotropy and the torque due to magnetic field (the thermal torque does not dissipate energy). The energy dissipation is obviously different for different switching trajectories, and we have found that the mean dissipation is 316 kT at room temperature. This calculation overestimates the energy dissipation slightly, but that only makes our figures conservative.
The next component is the C (V M N ) 2 dissipation. We have electrodes of dimensions 100 nm × 100 nm and the thickness of the PZT layer is 100 nm. Thus, the capacitance between either electrode and the silicon substrate is C = 0.88fF, assuming that the relative dielectric constant of PZT is 1000. The voltage V M N = ±V 0 /4 (= 112.5 mV). Since we have a pair of electrodes, the dissipation will be roughly twice (1/2)C (V M N ) 2 . We calculated that value as 2688 kT.
The dissipation in the resistance R can be negligible as we can make this resistance arbitrarily high.
Finally, we have to calculate the maximum energy dissipation due to the bias current flowing through the MTJ stack during a switching action. Since the bias current is flowing continuously, it results in standby energy dissipation which would be unacceptable in certain applications where the circuit is mostly dormant and wakes up to perform an operation infrequently (e.g. cell phones that wake up and perform a function only when a call or message is received). However, there are many applications where the circuit is constantly busy and seldom, if ever, in a standby mode (e.g. medical applications where the implanted device constantly monitors and processes signals). For such applications, standby dissipation is a not a serious concern.
In order to calculate this energy dissipation, let us assume that for the sake of adequate noise margin, the bias current I BIAS can be no less than 1 pA. This restricts R high to V 0 /I BIAS = 0.45×10 12 ohms. The MTJ's resistance will increase super-linearly (almost exponentially) with the spacer layer thickness since current flows by tunneling through this layer, so the above resistance is not difficult to achieve. The resulting maximum energy dissipation V 2 0 t s /R low is 0.28 kT, which is negligible. Consequently, in a gate operation, the maximum energy dissipation is 3004 kT, which is comparable to that of low-power CMOS based NAND gates 17 , but the latter is volatile while the present gate is not. The energy dissipation is almost two orders of magnitude smaller than that in other magnetic non-volatile logic gates 17 .
